Princeton researchers used reinforcement learning and diffusion models to automate RFIC design. This approach creates novel layouts that outperform human-engineered circuits while slashing development time. The team now calls for shared chip design datasets to scale these results. Practitioners can expect faster iterations for 5G and satellite hardware as these tools mature.